if you want to remove an article from website contact us from top.

# a mod-10 and a mod-5 counter are cascaded. determine the output frequency if the input clock frequency is 10 mhz.

Category :

### Mohammed

Guys, does anyone know the answer?

get a mod-10 and a mod-5 counter are cascaded. determine the output frequency if the input clock frequency is 10 mhz. from screen.

## Digital Logic: Digital logic gateforum

A MOD-12 and a MOD-10 counter are cascaded. If the input clock frequency is 60 MHz, the output frequency is ________ (KHz).

## Digital logic gateforum

asked in Digital Logic Jan 14, 2018

closed Sep 3, 2018 by Mk Utkarsh

698 views

← Previous Next →

← Previous in category

Next in category →

## No related questions found

Send feedback Rank Predictor College Prediction Useful Links FAQ Corrections Discuss Copyright Request Testimonials Chat Logs Chat Badges Search tips Exam Category Blog Category Blog Tags Privacy Test Series Contact Us

Developed by Chun

स्रोत : gateoverflow.in

## Counters

This is the digital electronics questions and answers section on "Counters" with explanation for various interview, competitive examination and entrance test. Solved examples with detailed answer description, explanation are given and it would be easy to understand - Page 3.

Home Aptitude CA GK Interview Online Tests

## Digital Electronics :: Counters

Home » Engineering » Digital Electronics » Counters » General Questions

### Exercise :: Counters - General Questions

Counters - General Questions

Counters - True or False

Counters - Filling the Blanks

13.

When two counters are cascaded, the overall MOD number is equal to the ________ of their individual MOD numbers.

A. product B. sum C. log D. reciprocal

14.

A MOD-12 and a MOD-10 counter are cascaded. Determine the output frequency if the input clock frequency is 60 MHz.

A. 500 kHz B. 1,500 kHz C. 6 MHz D. 5 MHz

15.

Which segments of a seven-segment display would be required to be active to display the decimal digit 2?

A. , , , , and B. , , , , and C. , , , , and D. , , , , , and

16.

How many AND gates would be required to completely decode ALL the states of a MOD-64 counter, and how many inputs must each AND gate have?

A. 128 gates, 6 inputs to each gate

B. 64 gates, 5 inputs to each gate

C. 64 gates, 6 inputs to each gate

D. 128 gates, 5 inputs to each gate

17.

What decimal value is required to produce an output at "X" ?

A. 1 B. 1 or 4 C. 2 D. 5

18.

A BCD counter is a ________.

A. binary counter

B. full-modulus counter

D. divide-by-10 counter

« Prev   1 2 3 4 5 6 7 8 9 10 11 12 13 14 Next »

Counters - True or False

Counters - Filling the Blanks

### Current Affairs 2022

स्रोत : www.indiabix.com

## Answered: A 10 MHz clock frequency is applied to…

Solution for A 10 MHz clock frequency is applied to a cascaded counter consisting of a modulus-5 counter,a modulus-8 counter, and two modulus-10 counters. The…

Start your trial now! First week only \$6.99!

Literature guidesConcept explainersWriting guidePopular textbooksPopular high school textbooksPopular Q&ABusinessAccountingEconomicsFinanceLeadershipManagementMarketingOperations ManagementEngineeringBioengineeringChemical EngineeringCivil EngineeringComputer EngineeringComputer ScienceElectrical EngineeringMechanical EngineeringLanguageSpanishMathAdvanced MathAlgebraCalculusGeometryProbabilityStatisticsTrigonometryScienceAdvanced PhysicsAnatomy and PhysiologyBiochemistryBiologyChemistryEarth ScienceHealth & NutritionNursingPhysicsSocial ScienceAnthropologyGeographyHistoryPolitical SciencePsychologySociology

Engineering Computer Science

A 10 MHz clock frequency is applied to a cascaded counter consisting of a modulus-5 counter,a modulus-8 counter, and two modulus-10 counters. The lowest output frequency possible is(a) 10 kHz (b) 2.5 kHz(c) 5 kHz (d) 25 kHz

## A 10 MHz clock frequency is applied to a cascaded counter consisting of a modulus-5 counter,a modulus-8 counter, and two modulus-10 counters. The lowest output frequency possible is(a) 10 kHz (b) 2.5 kHz(c) 5 kHz (d) 25 kHz

Question

A 10 MHz clock frequency is applied to a cascaded counter consisting of a modulus-5 counter,a modulus-8 counter, and two modulus-10 counters. The lowest output frequency possible is

(a) 10 kHz (b) 2.5 kHz

(c) 5 kHz (d) 25 kHz

Expert Solution

### Want to see the full answer?

Check out a sample Q&A here

SEE SOLUTION

Students who’ve seen this question also like:

Systems Architecture

Processor Technology And Architecture. 24VE

Want to see this answer and more?

Experts are waiting 24/7 to provide step-by-step solutions in as fast as 30 minutes!*

*Response times may vary by subject and question complexity. Median response time is 34 minutes for paid subscribers and may be longer for promotional offers.

## Related Computer Science Q&A

Q: 12 MHz clock frequency is applied to a cascaded counter of modulus-3 counter, modulus-4 counter and…

A: Solution :

Q: Construct MOD-17 asynchronous counter. Determine the output frequency if the input frequency is 30…

Q: With a 1 MHz clock frequency, eight bits can be parallel entered into a shift register(a) in 8 ms(b)…

A: Q. With a 1 MHz clock frequency, eight bits can be parallel entered into a shift registerAns (a) in…

Q: Design 2-bit synchronous counter that counts 0, 1, 2, 3 in succession. Draw the given counter’s…

A: Design 2-bit synchronous counter that counts 0, 1, 2, 3 in succession. Draw the given counter’s…

Q: the synchronous counters different from the asynchronous counters by less propagation operate in a…

A: Answer : Synchronous counter is faster than asynchronous counter. synchronous counter , flip flop…

Q: A digital system has a clock generator that produces pulses at a frequency of 80 MHz. Design a…

A: Answer : Given that, A clock generator that produces pulse at a frequency of 80 MHz. We have to…

Q: Design an interfacing circuit to interface a 2KB ROM and 4KB RAM to 8085 processor.

A: given: Design an interfacing circuit to interface a 2KB ROM and 4KB RAM to 8085 processor.

Q: Draw the schematic of a modulo-6 synchronous counter (counting sequence is 010, 110, ...). The…

A: Click to see the answer

Q: A digital counter is a device that generates binary numbers in a specified count sequence. The…

A: 3 bit synchronous down counter with JK flipflop: Present State Next State Flip Flop inputs Q3…

Q: A 22-MHz clock signal is used into a 4-bit Ripple counter (Frequency division) circuit. What will be…

A: Ripper Counter =  Ripple counter is an Asynchronous counter. It got its name because the clock pulse…

Q: Modulus refers to a) A method used to fabricate decade counter units b) The modulus of elasticity,…

A: Q. Modulus refers to ___________ a) A method used to fabricate decade counter units b) The modulus…

Q: List the steps necessary to read a word from memory in the 4 × 3 memory circuit shown in Figure

A: The given 4 × 3 memory circuit contains 4 columns and each column containing a 3-bit word is…

Q: Consider a 5-bit right shift register each shifting data to the right for every clock pulse. The…

A: Introduction :Given , a shift register Initial content is : 10001 we have to calculate number of…

Q: Draw the design and timing diagram of a three bits synchronous counter with decoding of the two…

A: The three bit synchronous counter using JK flipflop is as follows.

Q: d) In a certain clock generation circuitry, the input range of the PLL is 3MHZ – 6MHZ. If the input…

A: Basic Configuration: A phase-locked circuit analyzes the portion of a reference-sign (FREF) towards…

Q: A microcontroller DAC uses a 5 volt reference and 12 bit resolution. What code should be written to…

A: 1) DAC uses 5V reference and 12 bit resolution 12-bit can accomodate FFF in hex = 4096 in decimal…

Q: A 3-bit binary counter has a maximum modulus of(a) 3 (b) 6 (c) 8 (d) 16

A: The correct option is (c) 8

Q: Design a four-bit counter that goes through the sequence: x+1→x+2→x+3→x+4→x+5  where x is 3.

स्रोत : www.bartleby.com

Do you want to see answer or more ?
Mohammed 2 month ago

Guys, does anyone know the answer?