which of the following logic families has the shortest propagation delay?
Mohammed
Guys, does anyone know the answer?
get which of the following logic families has the shortest propagation delay? from screen.
Logic Families and Their Characteristics
This is the digital electronics questions and answers section on "Logic Families and Their Characteristics" with explanation for various interview, competitive examination and entrance test. Solved examples with detailed answer description, explanation are given and it would be easy to understand.
Home Aptitude CA GK Interview Online Tests
Digital Electronics :: Logic Families and Their Characteristics
Home » Engineering » Digital Electronics » Logic Families and Their Characteristics » General Questions
Exercise :: Logic Families and Their Characteristics - General Questions
Logic Families and Their Characteristics - General Questions
Logic Families and Their Characteristics - True or False
1.
What is unique about TTL devices such as the 74SXX?
A. These devices use Schottky transistors and diodes to prevent them from going into saturation; this results in faster turn-on and turn-off times, which translates into higher frequency operation.
B. The gate transistors are silicon (S), and the gates therefore have lower values of leakage current.
C. The S denotes the fact that a single gate is present in the IC rather than the usual package of 2–6 gates.
D. The S denotes a slow version of the device, which is a consequence of its higher power rating.
View Answer Discuss in Forum Workspace Report
2.
Which of the following logic families has the shortest propagation delay?
A. CMOS B. BiCMOS C. ECL D. 74SXX
View Answer Discuss in Forum Workspace Report
3.
Why must CMOS devices be handled with care?
A. so they don’t get dirty
B. because they break easily
C. because they can be damaged by static electricity discharge
View Answer Discuss in Forum Workspace Report
4.
Special handling precautions should be taken when working with MOS devices. Which of the following statements is not one of these precautions?
A. All test equipment should be grounded.
B. MOS devices should have their leads shorted together for shipment and storage.
C. Never remove or insert MOS devices with the power on.
D. Workers handling MOS devices should not have grounding straps attached to their wrists.
View Answer Discuss in Forum Workspace Report
5.
What should be done to unused inputs on TTL gates?
A. They should be left disconnected so as not to produce a load on any of the other circuits and to minimize power loading on the voltage source.
B. All unused gates should be connected together and tied to through a 1 k resistor.
C. All unused inputs should be connected to an unused output; this will ensure compatible loading on both the unused inputs and unused outputs.
D. Unused AND and NAND inputs should be tied to through a 1 k resistor; unused OR and NOR inputs should be grounded.
View Answer Discuss in Forum Workspace Report
1 2 3 4 5 6 7 8 9 10 Next »
Read more:
Logic Families and Their Characteristics - True or False
Current Affairs 2022
Interview Questions and Answers
© 2009 - 2022 by IndiaBIX™ Technologies. All Rights Reserved. | Copyright | Terms of Use & Privacy Policy
Contact us: info.indiabix@gmail.com
[Solved] Which among the following logic family has least propagation
Propagation delay: It is the time required for a digital signal to travel from the input(s) of a logic gate to the output ad is denoted by (tpd) In the case o
Home Digital Electronics Logic Families Bipolar Logic Families TTL
Question
Download Solution PDF
Which among the following logic family has least propagation delay?
This question was previously asked in
ISRO Scientist Electrical 2019 Paper
Download PDF Attempt Online
View all ISRO Scientist EE Papers >
TTL CMOS DTL I2L
Answer (Detailed Solution Below)
Option 1 : TTL
Crack GATE Electrical with
India's Super Teachers
FREE
Demo Classes Available*
Explore Supercoaching For FREE
Free TestsView all Free tests >
FREE
ISRO Scientist Electrical 2020 Paper
2 K Users
80 Questions 240 Marks 90 Mins
Start Now
Detailed Solution
Download Solution PDF
Propagation delay:
It is the time required for a digital signal to travel from the input(s) of a logic gate to the output ad is denoted by (tpd)
In the case of a digital IC, the propagation delay of a gate is the average transition time that a signal takes from input to output, i.e.
tpd=tPHL+tPLH2
Units – ns (nanoseconds) i.e. 10-9 sec
Speed of operation is related to the propagation delay, so, it is advantages to have smaller tpd’s
Family tpd (ns) MOS 70 TTL 10 RTL 12 ECL 2
Among the given options, TTL has the least propagation delay.Download Solution PDF
Share on Whatsapp
Latest ISRO Scientist EE Updates
Last updated on Sep 30, 2022
The ISRO is soon going to release the official notification for the ISRO Scientist EE 2022. The Indian Space Research Centre released a total of 21 vacancies for the last recruitment cycle and is expected to release more this year. Candidates can refer to the ISRO Scientist EE Previous Year Papers to understand the type of questions asked in the exam and improve their preparation accordingly. With BE/B.Tech as a basic educational qualification is a great opportunity for job seekers.
Ace your Digital Electronics and Logic Families preparations for Bipolar Logic Families with us and master TTL for your exams. Learn today!
India’s #1 Learning Platform
Start Complete Exam Preparation
Daily Live MasterClasses
Practice Question Bank
Mock Tests & Quizzes
Get Started for Free
Download App
Trusted by 3.5 Crore+ Students
‹‹ Previous Ques Next Ques ››
More Bipolar Logic Families Questions
Q1. Which of the following IC logic families has minimum value of fan-out?Q2. Which of the following is the fastest of all saturated logic families? It is also used in SSI and MSI ICs.Q3. Which of the following logic is the fastest ?Q4. Which one of the following is the most widely used logic family?Q5. Which one of the the following logic family has least propagation delay ?Q6. Which one of the following logic family comprises of BJTs?Q7. The fan-out of a MOS-logic gate is higher than that of TTL gates because of itsQ8. Direction: Given question consists of two statements, one labeled as the 'Assertion (A)' and the other as 'Reason (R)'. You are to examine these two statements carefully and select the answers to these items using the codes given below. Assertion (A): Emitter-coupled logic (ECL) provides high-speed logic gates. Reason (R): ECL prevents adverse effects of diffusion capacitance as it does not operate fully saturated or cut off.Q9. In standard TTL, the 'totem pole' refers to:More Logic Families Questions
Q1. Which of the following gates is NOT universal?Q2. Which of the following IC logic families has minimum value of fan-out?Q3. Which of the following does not belong to TTL subclasses?Q4. Which of the following logic families requires maximum power?Q5. Which of the following is the fastest of all saturated logic families? It is also used in SSI and MSI ICs.Q6. Which pair is known as universal logic gates?Q7. The voltage levels for a negative logic systemQ8. Which of the following logic is the fastest ?Q9. For the signal shown, which of the following represents its inverted waveform?Q10. Which one of the following is the most widely used logic family?Digital Integrated Circuits Questions and Answers
This set of Digital Electronics/Circuits Multiple Choice Questions & Answers (MCQs) focuses on “Digital Integrated Circuits – 1”. 1. Which of the following logic families has the highest maximum clock frequency? a) S-TTL b) AS-TTL c) HS-TTL d) HCMOS 2. Why is the fan-out of CMOS gates frequency dependent? a) Each CMOS input gate has ... Read more
Digital Circuits Questions and Answers – Digital Integrated Circuits – 1
« Prev Next »
This set of Digital Electronics/Circuits Multiple Choice Questions & Answers (MCQs) focuses on “Digital Integrated Circuits – 1”.
1. Which of the following logic families has the highest maximum clock frequency?
a) S-TTL b) AS-TTL c) HS-TTL d) HCMOS View Answer
2. Why is the fan-out of CMOS gates frequency dependent?
a) Each CMOS input gate has a specific propagation time and this limits the number of different gates that can be connected to the output of a CMOS gate
b) When the frequency reaches the critical value the gate will only be capable of delivering 70% of the normal output voltage and consequently the output power will be one-half of normal and this defines the upper operating frequency
c) The higher number of gates attached to the output the more frequently they will have to be serviced thus reducing the frequency at which each will be serviced with an input signal
d) The input gates of the FETs are predominantly capacitive and as the signal frequency increases the capacitive loading also increases thereby limiting the number of loads that may be attached to the output of the driving gate
View Answer
3. Logic circuits that are designated as buffers, drivers or buffers/drivers are designed to have _______________
a) A greater current/voltage capability than an ordinary logic circuit
b) Greater input current/voltage capability than an ordinary logic circuit
c) A smaller output current/voltage capability than an ordinary logic
d) Greater the input and output current/voltage capability than an ordinary logic circuit
View Answer
Sanfoundry Certification Contest of the Month is Live. 100+ Subjects. Participate Now!
advertisement
4. Which of the following will not normally be found on a data sheet?
a) Minimum HIGH level output voltage
b) Maximum LOW level output voltage
c) Minimum LOW level output voltage
d) Maximum HIGH level input current
View Answer
5. Which of the following logic families has the shortest propagation delay?
a) S-TTL b) AS-TTL c) HS-TTL d) HCMOS View Answer
Check this: Electronics & Communication Engineering Books | Electrical Engineering MCQs
Learn more
6. What is the static charge that can be stored by your body as you walk across a carpet?
a) 300 volts b) 3000 volts c) 30000 volts d) Over 30000 volts View Answer
7. What must be done to interface TTL to CMOS?
a) A dropping resistor must be used on the CMOS of 12 V supply to reduce it to 5 V for the TTL
b) As long as the CMOS supply voltage is 5 V they can be interfaced (however, the fan-out of the TTL is limited to five CMOS gates)
c) A 5 V zener diode must be placed across the inputs of the TTL gates in order to protect them from the higher output voltages of the CMOS gates
d) A pull-up resistor must be used between the TTL output-CMOS input node and Vcc; the value of RP will depend on the number of CMOS gates connected to the node
View Answer advertisement
8. What causes low-power Schottky TTL to use less power than the 74XX series TTL?
a) The Schottky-clamped transistor
b) A larger value resistor
c) The Schottky-clamped MOSFET
d) A small value resistor
View Answer
9. What are the major differences between the 5400 and 7400 series of ICs?
a) The 5400 series are military grade and require tighter supply voltages and temperatures
b) The 5400 series are military grade and allow for a wider range of supply voltages and temperatures
c) The 7400 series are an improvement over the original 5400s
d) The 7400 series was originally developed by Texas Instruments and the 5400 series was brought out by National Semiconductors after TI’s patents expired as a second supply source
View Answer advertisement
10. Which of the following statements apply to CMOS devices?
a) The devices should not be inserted into circuits with the power on
b) All tools, test equipment and metal workbenches should be tied to earth ground
c) The devices should be stored and shipped in antistatic tubes or conductive foam
d) All of the Mentioned
View Answer
Sanfoundry Global Education & Learning Series – Digital Circuits.To practice all areas of Digital Circuits, here is complete set of 1000+ Multiple Choice Questions and Answers.
« Prev - Digital Circuits Questions and Answers – Logic Gates and Networks – 2
» Next - Digital Circuits Questions and Answers – Digital Integrated Circuits – 2
Next Steps:Get Free Certificate of Merit in Digital Circuits
Participate in Digital Circuits Certification Contest
Become a Top Ranker in Digital Circuits
Take Digital Circuits Tests
Chapterwise Practice Tests: Chapter 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
Chapterwise Mock Tests: Chapter 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
Related Posts:Practice Electronics & Communication Engineering MCQs
Practice Electrical Engineering MCQs
Apply for Electronics & Communication Engineering Internship
Apply for Electrical Engineering Internship
Apply for Digital Electronics Internship
Guys, does anyone know the answer?